CprE 381 Toolflow manual

Contents

[Testing Framework 1](#_Toc2166816)

[Getting Started 1](#_Toc2166817)

[Troubleshooting and FAQ 1](#_Toc2166818)

[Options 2](#_Toc2166819)

[Synthesis Framework 3](#_Toc2166820)

[Getting started 3](#_Toc2166821)

[Troubleshooting and FAQ 3](#_Toc2166822)


[Portability 3](#_Toc2166823)

# Testing Framework

The goal of the test framework is to allow students to compare the output of their processor with that of MARS.

## Getting Started

Opening the test framework, you should have the following files present.




1. Copy all the source files from your processor into the src folder. There should already be a file named tb.vhd, you do not need to edit this file, and it should not be removed
2. Double-click on Run\_Test\_Framework.bat.
3. You will be prompted for the path to a MIPS assembly file to run. Example programs are provided in the mips folder, you may however provide the path to any assembly file you like.
4. The framework should now compile, simulate, and show you the differences between your processor’s output in the expected file printed to the command line

## Troubleshooting and FAQ

**Q:** I defined some types in a separate file, so now the program won’t compile unless that file is compiled first. How do I fix this?

**A:** First, run the program to find the first file where the error occurs:

Then copy the entire contents of the VHDL file with the types onto the top the file with the error. Delete the types file:

**library** ieee**;**

**use** ieee**.**std\_logic\_1164**.all;**

**package** mytypes **is**

**type** vector\_32\_array **is** **array** **(**0 **to** 31**)** **of** std\_logic\_vector**(**31 **downto** 0**);**

**end** mytypes**;**

**library** IEEE**;**

**use** IEEE**.**std\_logic\_1164**.all;**

**use** IEEE**.**std\_logic\_unsigned**.all;**

**use** work**.**mytypes**.all;**

**entity** project2alu **is**

**port(**

**...**

**Q:**  My processor had an issue. How can I see the waveform to debug the issue?

**A:** There is a file “temp/vsim.wlf.” This is a ModelSim waveform file. You can open it in ModelSim with file->open and setting “Files of Type” at the bottom of the window to “Log Files (\*.wlf)”

**Q:** There is a specific signal I would like to look at in the waveform file that is not already there. How do I add it?

**A:** By default, the framework adds only the top-level signals. If you need to add additional signals, you can copy the commands to add the waves to the top of “modelsim\_framework.do”

## Options

The test framework has several flags that can be used to streamline your test framework experience. These flags can be added to line 25 of Run\_Test\_Framework.bat

Example:

**%python\_path%** test\_framework.py --nocompile --asm-file aaa/bbb.asm

Options:

|  |  |
| --- | --- |
| Command | Description |
| --asm-file | Accepts a unix-style path to an assembly file to run. If the provided file cannot be simulated the script prompts the user anyways. |
| --nocompile | Skips recompilation to save time when running multiple assembly files without changing the processor. |
| --max-mismatches | Accepts a natural number which is the number of mismatches between the expected output and your output before the script stops. Default = 5 |
| --sim-timeout | Accepts a natural number which is the number of seconds before the simulation is interrupted. Default=30 |

# Synthesis Framework

The goal of the Synthesis Framework is for students to be able to get timing data from mapping their processors onto real hardware. This is beneficial for analyzing critical paths and ways to improve performance.

## Getting started

Before running the Synthesis Framework, please ensure that your processor works correctly in the Test Framework. The Synthesis Framework uses the VHDL files in “src.” If the Test framework runs correctly, the simulation framework probably will also.

There are no options or settings in the simulation framework; you should be able to run it by double clicking “Run\_Synthesis.bat.” For a single cycle processor, the simulation should take around an hour to run on the lab computers and 2.5 hours to run on VDI. Please plan your time accordingly. Once the framework is complete, the results should open in Notepad, but are also in “temp/timing.txt.”

## Troubleshooting and FAQ

**Q:** My processor compiles correctly using ModelSim, but does not compile correctly here. Why is this?

**A:** This uses Quartus to compile VHDL instead of ModelSim, and thus has slightly different rules. The compiler errors are generally readable should point you to what the issue is.

# Portability

This framework is supported on the Coover 2050 lab computers and ISU VDI ECpE Student.